



Rete Ottica di Accesso a Divisione di  
frequenza e/o di lunghezza d'onda per  
soluzioni Next Generation Network

## ROAD-NGN


---

# Digital Signal Processing for FDMA-PON: Evaluation of Processing Complexity of Three Different Architectures


---

Roberto Cigliutti, POLITO  
Roberto Gaudino, POLITO






- Motivations
- FDMA/OFDMA PON Case Studies
- Complexity Evaluations
- Conclusions



## Latest PON ITU-T Standard

- ITU-T G.989 **NG-PON2 (TWDM-PON)** (March 2013)
- PON Data Capacity:
  - $4\lambda \times 10$  Gbps **Downstream** and  $4\lambda \times 2.5$  Gbps **Upstream** (over up to 64 user)
  - Simultaneous use of **WDM** ( $4\lambda$ ) and **TDM** (Burst mode) technologies




## NG-PON2 Implications

- **DS/US asymmetric** user data capacity (i.e. for 32 users: 1.25Gbps/312.5Mbps )
- “**Colored**” ONUs (ONUs are not interchangeable: i.e. 8-ONU/ $\lambda$ )
- In-service **synchronization** of the TDM ONUs

**RELEASED FOR PRODUCTION**



Innovation Enabled Technology Pipeline  
Our Visibility Continues to Go Out ~10 Years





	45nm	28nm	20nm	16nm
	SPARTAN <sup>7</sup>	VIRTEX <sup>7</sup> KINTEX <sup>7</sup> ARTIX <sup>7</sup>	VIRTEX <sup>7</sup> UltraSCALE KINTEX <sup>7</sup> UltraSCALE	VIRTEX <sup>7</sup> UltraSCALE+ KINTEX <sup>7</sup> UltraSCALE+
		<b>Virtex-7 Family</b>	<b>Virtex UltraScale</b>	<b>Virtex UltraScale+</b>
Logic Cells (K)		1,955K	627-4,433	690-2,863
DSP (Slices)		3,600	600-2,880	2,280-11,904
DSP Performance (GMAC/s)		5,335 GMAC/s	4,268	21,213

**2x DSP Slices**  
**2x Logic Cells**  
**2x Clock Speed**  
**4x DSP Performances**



**High-Speed & Low-cost DACs**  
 $f_s < 1\text{GS/s}$

Fujitsu Semiconductor Europe  
 Factsheet  
 LEIA  
 55 - 65 GSa/s 8-bit DAC

**Ultra-High-Speed DACs**  
 $f_s > 20\text{GS/s}$



## **FACTS**


- New high-speed electronic devices are today available.

## **CONSEQUENCES**

- A 10GHz analog processing bandwidth can be considered almost “a commodity”.
- Electrical FDM-PON can be a realistic solution for future NG-PONs.


## **OPEN QUESTIONS**

- *Can a data capacity up to 40 Gb/s be handled at the OLT?*
- *Which is the most promising (cost, complexity) solution?*



- Motivations
- **FDMA/OFDMA PON Case Studies**
- Complexity Evaluations
- Conclusions






## Improving NG-PON2

- **DS/US symmetric** (1 Gbps/user) over a **single wavelength**
- Simplification of the ONUs operations


## DOWNSTREAM CASE STUDY:

- Delivery of multilevel signals (1 Gbps/user per 32 users) over a **single wavelength** over the **same ODN classes** of the NG-PON2
- Use of the **Electrical FDM-(A)ccess** Technology (i.e. Electrical FDM) with **SUBBAND DETECTION** at ONUs
- Mandatory use of “**low-cost**” HW (DAC & DSP) for the ONUs

- Subcarrier Multiplexing for Sub-band Detection



**More compact frequency Spectrum**



## FDMA Approach:

- **User Channel System Parameters**

16QAM @  $R_s=275\text{MBaud}$  (incl. FEC); 10% Nyquist spectrum roll-off,  $BW\approx 9.8\text{GHz}$

- **Sub-band DSP also in OLT**

- Architecture #1 – Mixed Analog/Digital

- **Full-band DSP**

- Architecture #2 – Full Digital

## OFDMA Approach:

- **User Channel System Parameters**


10 OFDM Subcarriers/channel; each subcarrier 16QAM @  $R_s=27.5\text{MBaud}$  (incl. FEC),  $BW\approx 8.8\text{GHz}$

- **Full-band DSP** (Sub-band OFDM is not practical)

- Architecture #3 – Full Digital


This scheme assumes independent electrical modulator for each FDMA sub-band


Most of the TX DSP COMPLEXITY comes from the implementation of the required Square Root Raised Cosine Filters to shape the FDMA sub-bands
















Digital Signal Processing


Analog Microwave Processing





	<b>FDMA Architecture #1 (Mixed Dig./Analog)</b>	<b>FDMA Architecture #2 (Full Digital)</b>	<b>OFDMA Architecture (Full Digital)</b>
<b>DSP</b>	<b>Entry level FPGA/ASIC</b> ( $F_s \geq 555.5$ MHz) 	<b>High-End FPGA/ASIC</b> (Equiv. $F_s \geq 18.026$ GHz) 	<b>High-End FPGA/ASIC</b> (Equiv. $F_s \geq 18.026$ GHz) 
<b>DAC</b>	<b><math>N \leq 32</math> x Low-Cost CMOS</b> 	<b>1x High Perfor. CMOS</b> 	<b>1x High Perfor. CMOS</b> 
<b>Analog</b>	<b>I/Q mixers, RF Amplifiers, 1:32 coupler</b>  <b>(Critical Design)</b>	<b>RF Amplifiers only</b> 	<b>RF Amplifiers only</b> 
<b>Operation</b>	High power dissipation (analog HW)  but scalable w.r.t. the active channels # 	Possible power dissipation scaling w.r.t the # of active users 	DSP scaling for the # of active users not possible in principle (Fixed IFFT size ) 





- Motivations
- FDMA/OFDMA PON Case Studies
- **Complexity Evaluations**
- Conclusions

## ■ FDMA Architectures

- **SRRC FIR Filter** ( $N_{\text{taps}}=150$ ):

Overlap&Save – with 2048 pts/block @  $f_s=550$  MSample/s

- **Upsampling:**

Cascaded-Integrator-Comb (CIC) interpolating filters

(no multiplications/sums required)

- **I/Q modulation:**

classical  $\sin()$  /  $\cos()$  multiplication + 1 sum @  $f_s=19.8$  GSample/s


## ■ OFDMA Architectures

- **IFFT** (size =1024 pts for BW $\approx$ 10GHz signal):

Optimized Radix-2 or Split-Radix FFT Algorithms


(Real-valued signal  $\Rightarrow$  halves required FFT size to 512pts)

## $N_{Taps}$ FIR - Real Multiplications Cost



- For a real sequence and a filter with real coefficients.

## FFT - Real Multiplications Cost




■ *Number of DSP Multipliers  $\leq$  Number of Algorithm Multiplications*

	<b>Real Multiplications [Operations/bit]</b>	<b>Real Sums [Operations/bit]</b>
<b>FDMA Architecture #1</b> ( <b>Overlap &amp; Save</b> FIR $N_{\text{taps}}=150$ FFT Block $N_{\text{FFT}}=2^{11}=2048$ )	<b><math>\approx 72.09</math></b>	<b><math>\approx 102.13</math></b>
<b>FDMA Architecture #2</b> ( <b>Overlap &amp; Save</b> FIR $N_{\text{taps}}=150$ FFT Block $N_{\text{FFT}}=2^{11}=2048$ )	<b><math>\approx 108.20</math></b>	<b><math>\approx 192.40</math></b>
<b>OFDMA-R2 Architecture</b> ( <b>Optimized Radix-2 FFT</b> $N_{\text{FFT}}=512$ , Subcarriers # $N_{\text{SC}}=10$ )	<b><math>\approx 44.09</math></b>	<b><math>\approx 96.03</math></b>
<b>OFDMA-SR Architecture</b> ( <b>Optimized Split-Radix FFT</b> $N_{\text{FFT}}=512$ , Subcarriers # $N_{\text{SC}}=10$ )	<b><math>\approx 31.16</math></b>	<b><math>\approx 88.91</math></b>


- Symbol Rate:  $R_s=275$  Mbaud (Including FEC)
- QAM order:  $M=16$ ,
- Number of Mux Channels:  $N_{\text{ch}}=32$

## Multiplications & Sums $\Rightarrow$ Physical Multipliers & Adders


Virtex-7 FPGA DSP48E1 Slices




Stratix V DSP Block




- 1 Multiply-and-Accumulate (MAC) unit (Slice or Block) can be used for: **1x18bit Adder** or **1x18bit Multiplier**
- Computational complexity in FPGA/DSP:
  - **Overall DSP size** (number of “DSP Slices or Blocks”)
  - **Computation Performance** (MAC operations-per-second i.e MAC/s)



1 MAC = 1 Multiply-and-Accumulate DSP Unit







- Motivations
- FDMA/OFDMA PON Case Studies
- Complexity Evaluations
- **Conclusions**

- The **OFDMA approach** results to be advantageous w.r.t. the DSP implementation in FPGA (Particularly using Split-Radix based FFTs).
- All **FDMA approaches** are less efficient from the DSP complexity point-of-view.
- Nevertheless:
  - the “**Full Digital**” **FDMA approach** allows the implementation of **power saving** features for reduced user numbers ⇒ **OPEX saving**
  - The “**Mixed Digital/Analog**” **FDMA approach** is the only solution that does **not** require **very fast DACs** ⇒ actually the **cheapest solution**.



<http://www.roadngn.uniroma3.it/index.html>

**THANK YOU  
FOR YOUR ATTENTION**






# BACK-UP SLIDES

## ■ Convolution Filter

- Overlap&Save Algorithm:




## ■ Pros and Cons

- Compromise between complexity and I/O latency
- Requires high FFT size for efficiency (i.e. 2048pts for 150 Taps)

## ■ Optimized Radix-2

Classical Cooley-Turkey FFT w/o Trivial Multiplications (i.e. Twiddle factors  $(W_N)^m = +1, -1, +i, -i$ ).



“Butterfly”  
computation unit for  
Radix-2 algorithms

## ■ Optimized Split-Radix

Modification of the Cooley-Turkey FFT using multiple order Radix “Butterflies” (i.e. Radix-2, 4, 8) for complexity optimization.

Both algorithms are suitable for the efficient implementation in VLSI/FPGA (Hardware optimization  $\Rightarrow$  not included in this analysis)