





Real Time implementation of upstream FDMA-PON over an FPGA platform: Results from the UE project FABULOUS



P.Savio, S.Straullu, A.Nespola, S. Abrate, R. Gaudino













Flexible network


abulous

High capacity

ITU-T ODN compliant

No uncontrolled λ at ONU switch-on

High level of optical integration







DMA CCESS



Y

SING

OW-COST

PTICAL NETWORK
NITS IN
ILICON PHOTONICS



"Application-specific photonic components and subsystems"

"For access networks, the goal is affordable technology enabling 1-10 Gb/s data-rate per client"

NEW COMPONENTS





Concept description: architecture and components


Experimental setup

DSP FPGA implementation





Reflective WDM PON based on FDM / FDMA








The ONU 6


Proposition of the profession in the proposition of the profession of the profession






The OLT

Polarization rotation allows symplified coherent detection at the OLT









Concept description: architecture and components


Experimental setup

DSP FPGA implementation





Upstream setup







Setup for this set of experiments



DATA RATE PER USER SET AT 1 GBPS

 (net data rate, giving a gross rate of 1.2 Gbps including FEC, overhead and line coding)



MODULATION FORMAT SET AT 16-QAM

- Raised cosine spectrum, roll-off=0.1
- Requires B~330 MHz per user



FDMA Channel selection

2 GHz Local oscillator for IQ modulator and demodulator





Digital signal processing: starting point


- Off-line processing experiments. Sampling at 12,5 GS/s with RTO and down-conversion
- Development of DSP algorithms suitable for the FPGA implementation
 - Running at ~600MS/s sub-band processing
 - Feed-forward adaptive equalizer with 31 complex taps updated by CMA
 - CPE using Viterbi-Viterbi

[1] B. Charbonnier, A. Lebreton, "Demonstration of Low DSP Requirements for FDMA PON", ECOC 2014, P7.4, Cannes, France









Concept description: architecture and components

Experimental setup

DSP FPGA implementation







A/D and D/A now 1200 Msample/s Parallel bus of 4 samples on both FPGAs




Finite math



Latency (pipeline registers)











abulous













abulous


OLT RX Main blocks and status of the design 17

















Concept description: architecture and components

Experimental setup

DSP FPGA implementation








We have presented the first results of real time data transmission on Fabulous upstream channel



1Gbit net rate, 37Km FW testbed fiber, 28dB ODN loss with implemented FEC







The research leading to these results has received funding from the European Community's Seventh Framework Programme FP7/2007-2013 under grant agreement n°318704, titled:



FABULOUS: "FDMA Access By Using Low-cost Optical Network Units in Silicon Photonics"

Experimental results obtained on Fastweb testbed





WEB site: www.fabulous-project.eu



To contact the coordinator: info@fabulous-project.eu



To contact the author: Paolo Savio E-mail: savio@ismb.it



